Matching
Match each item with a statement below.
Premises:
an internal communications pathway that carries data between the CPU and memory locations
Responses:
core
address bus
pipelining
CISC
instruction set
control bus
external clock speed
RISC
internal clock speed
data bus
Correct Answer:
Premises:
Responses:
core
address bus
pipelining
CISC
instruction set
control bus
external clock speed
RISC
internal clock speed
data bus
Premises:
core
address bus
pipelining
CISC
instruction set
control bus
external clock speed
RISC
internal clock speed
data bus
Responses:
Related Questions
Q1: If two parts of the same process
Q37: Which type of cache is found as
Q40: If you are designing a CPU on
Q41: Describe what is meant by a computer's
Q42: Match each item with a statement below.
Q43: Which hardware component predicts what data will
Q44: You want your server to be able
Q46: Match each item with a statement below.
Q49: Match each item with a statement below.
Q50: A RISC CPU performs more complex instructions