Multiple Choice
The effective address of the following instruction is MUL 5(R1,R2) .
A) 5+R1+R2
B) 5+(R1*R2)
C) 5+[R1]+[R2]
D) 5*([R1]+[R2])
Correct Answer:
Verified
Correct Answer:
Verified
Related Questions
Q4: Which operation puts memory address in memory
Q5: In register transfer the processor register as:<br>A)MAR<br>B)PC<br>C)IR<br>D)RI
Q6: The transmission on the asynchronous BUS is
Q7: The Sun micro systems processors usually follow
Q8: Which of the architecture is power efficient?<br>A)CISC<br>B)RISC<br>C)ISA<br>D)IANA
Q10: The less space consideration as lead to
Q11: If a processor does not have any
Q12: The addressing mode, where you directly specify
Q13: In IBM's S360/370 systems lines are used
Q14: Which language is termed as the symbolic