Multiple Choice
A negative- edge- triggered J- K flip- flop is presently in the CLEAR state. Which of the following input conditions will cause it to change states?
A) CLK = NGT, J = O, and K = 1
B) CLK = NGT, J = 1, and K = 0
C) CLK = PGT, J = 1, and K = 0
D) CLK = PGT, J = O, and K = 1
Correct Answer:

Verified
Correct Answer:
Verified
Q56: Due to very low current consumption by
Q57: The MOD number of a counter:<br>A) indicates
Q58: The ABEL statement Q = (D &
Q59: Determine the output frequency for a binary
Q60: A flip- flop is also referred to
Q62: Select the statement that best describes the
Q63: What is the output state of a
Q64: A primary difference between a clocked J-
Q65: Synchronous flip- flops require a clock input
Q66: Figure 5- 1 <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9839/.jpg" alt="Figure 5-