Multiple Choice
The decoding gates for asynchronous counters may have "glitches" on their outputs because:
A) the flip- flops change states one at a time and erroneous counts may occur prior to the time all FF outputs have stabilized.
B) the flip- flops all change states at the same time but tpd may vary slightly for each FF thereby producing glitches.
C) the flip- flops change states one at a time; therefore no change for producing a glitch will ever exist.
D) the flip- flops all change states at the same time.
Correct Answer:

Verified
Correct Answer:
Verified
Q18: Select the response that best defines the
Q19: The MOD number of a Johnson counter
Q20: A state transition diagram for designing a
Q21: The megafunction LPM_SHIFTREG is found in the
Q22: Data from a _out 6- bit register
Q24: The propagation delay in individual stages of
Q25: The best way to eliminate decoding glitches
Q26: The MOD- 10 counter is also referred
Q27: One potential problem with asynchronous counters is
Q28: A MOD- 16 ripple counter is holding