Multiple Choice
The asynchronous presetting of parallel counters to a specific count normally requires the use of the:
A) clock and the J- K inputs.
B) and the J- K inputs.
C) clock, PRESET, and CLEAR inputs.
D) 11eea480_e201_5074_97f4_27216f967a31_TB9839_11, PRESET, and CLEAR inputs.
Correct Answer:

Verified
Correct Answer:
Verified
Related Questions
Q47: A counter whose MOD < 2<sup>N </sup>will
Q48: A common characteristic of ALL shift- register
Q49: A single BCD counter counts from 0
Q50: A primary advantage of using J- K
Q51: A counter that counts from 0000 to
Q53: A MOD- 10 counter is also referred
Q54: Which group of logic devices represents the
Q55: A reliable method for eliminating decoder spikes
Q56: The process of designing a synchronous counter
Q57: BCD counters usually have their count displayed