Multiple Choice
When designing a digital clock system using 60 Hz line frequency, the first two major stages should include:
A) a pulse shaper circuit and a BCD counter.
B) a pulse shaper circuit and a MOD 60 counter.
C) a MOD 60 counter and BCD counter.
D) a MOD 2 and BCD counter.
Correct Answer:
Verified
Correct Answer:
Verified
Q28: A MOD- 16 ripple counter is holding
Q29: Synchronous (parallel) counters do not experience the
Q30: A MOD- 8 asynchronous counter has a
Q31: A digital clock requires a clock input
Q32: Synchronous counters require less circuitry than asynchronous
Q34: The procedure to design sequences that cycle
Q35: A MOD- 32 synchronous counter requires:<br>A) 5
Q36: The highest stable count that a MOD
Q37: Shift- register counters use_, which means that
Q38: A synchronous MOD- 64 counter has t<sub>pd