Multiple Choice
-The AND gate of Figure 7- 1 has a HIGH output only when:
A) an unknown frequency is present and the sample pulse input is LOW.
B) an unknown frequency input pulse is HIGH and the sample pulse input is HIGH.
C) the sample pulse input is HIGH and the unknown frequency input is LOW.
D) an unknown frequency is present.
Correct Answer:

Verified
Correct Answer:
Verified
Q1: An 8- bit counter is wired as
Q2: How many AND gates would be required
Q3: A MOD 16 synchronous counter has inputs
Q4: A basic principle of operation of the
Q6: The Q output from a JK flip-
Q7: For any counter, the output from the
Q8: <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9839/.jpg" alt=" -A 4096 Hz
Q9: Generally speaking, a synchronous counter requires more
Q10: In asynchronous counters made of JK flip-
Q11: A production plant needs a counter that