Multiple Choice
Generally, an increase in load capacitance to a MOS logic output results in:
A) an increase in switching time.
B) a decrease in fan- out capability.
C) a decrease in switching time.
D) Both A and B
Correct Answer:

Verified
Correct Answer:
Verified
Related Questions
Q1: Tri- state devices with input and output
Q2: The term "pin compatible" means:<br>A) pin configurations
Q3: A logic device has the following specifications:
Q5: If not connected to a ground or
Q6: An IC logic gate draws 1.8 mA
Q7: The IC chip parameter that describes the
Q8: If a situation calls for a TTL
Q9: 3.3 V devices should never be subjected
Q10: The measure of a logic circuit's ability
Q11: The highest speed version for the Cyclone