Solved

A Major Drawback in Using ECL Logic Circuits in Conjunction

Question 19

True/False

A major drawback in using ECL logic circuits in conjunction with TTL and MOS circuits is its negative supply voltages and logic levels.

Related Questions

Q14: If a logic pulser indicates a constant

Q15: The MOS logic circuit fan- out is

Q16: The term "wired AND" refers to:<br>A) wiring

Q17: Which of the following MOSFET families has

Q18: The principal advantage of MOS circuits over

Q20: The_ logic family uses both P- and

Q21: An IC is rated I<sub>OH(max) </sub>= 600

Q22: Suppose the data sheet for a standard

Q23: A TTL data sheet lists the following

Q24: When interfacing components in a circuit, "transmission