Multiple Choice
The LOW logic level for standard TTL input cannot exceed _________.
A) 0.4V.
B) 5V.
C) 0.8V.
D) 0.0V.
Correct Answer:
Verified
Correct Answer:
Verified
Related Questions
Q30: Which of the following accurately describes ECL?<br>A)
Q31: What is unique about 74SXX- series TTL
Q32: PMOS and NMOS _.<br>A) represent MOSFET devices
Q33: The noise margin for TTL is 0.8V.
Q34: The TTL HIGH level source current is
Q35: Due to the extremely low power requirements
Q37: When the output of a standard TTL
Q38: <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9838/.jpg" alt=" -Refer
Q39: Which of the following summarizes the important
Q40: Totem- pole outputs_.<br>A) cannot be connected together