Exam 3: The Central Processing Unit CPU
Exam 1: Operating System Fundamentals50 Questions
Exam 2: Popular Operating Systems50 Questions
Exam 3: The Central Processing Unit CPU50 Questions
Exam 4: File Systems50 Questions
Exam 5: Installing and Upgrading Operating Systems50 Questions
Exam 6: Configuring Input and Output Devices50 Questions
Exam 7: Using and Configuring Storage Devices50 Questions
Exam 8: Virtualization and Cloud Computing Fundamentals50 Questions
Exam 9: Configuring a Network Connection50 Questions
Exam 10: File and Printer Sharing50 Questions
Exam 11: Operating System Management and Maintenance50 Questions
Select questions type
Match each item with a statement below.
Premises:
computer architecture that dedicates processor hardware components to certain functions
Responses:
data bus
instruction set
control bus
Correct Answer:
Premises:
Responses:
(Matching)
4.9/5
(31)
Which hardware component predicts what data will be needed and makes that data available to the CPU's internal memory?
(Multiple Choice)
4.9/5
(33)
You want your server to be able to access up to 32 GB of RAM. What should you be looking for?
(Multiple Choice)
4.9/5
(23)
Match each item with a statement below.
Premises:
an internal communications pathway that carries data between the CPU and memory locations
Responses:
core
address bus
pipelining
Correct Answer:
Premises:
Responses:
(Matching)
4.9/5
(31)
Match each item with a statement below.
Premises:
the group of commands the processor recognizes
Responses:
control bus
data bus
core
Correct Answer:
Premises:
Responses:
(Matching)
4.9/5
(31)
If two parts of the same process can be executed simultaneously by the CPU, what feature is being used?
(Multiple Choice)
4.8/5
(36)
Which type of cache is found as part of more advanced CPUs, is shared among the CPU cores and typically comes in sizes of 8 and 16 MB?
(Multiple Choice)
5.0/5
(30)
Match each item with a statement below.
Premises:
an internal communications pathway inside a computer that specifies the source and target address for memory reads and writes
Responses:
pipelining
CISC
address bus
Correct Answer:
Premises:
Responses:
(Matching)
4.9/5
(35)
A RISC CPU performs more complex instructions and use a uniform number of clock cycles for each instruction.
(True/False)
4.9/5
(37)
Showing 41 - 50 of 50
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)