Exam 8: Understanding Flip-Flop and Sequential Circuits
Exam 1: Number Systems and Binary Codes25 Questions
Exam 2: Boolean Algebra25 Questions
Exam 3: Boolean Algebra and Logic Circuits25 Questions
Exam 4: Logic Circuit and Arithmetic Unit25 Questions
Exam 5: Digital Number Systems and Comparators25 Questions
Exam 6: Digital Comparators, Encoders, and Multiplexers25 Questions
Exam 7: Digital Circuits and HDL Applications24 Questions
Exam 8: Understanding Flip-Flop and Sequential Circuits25 Questions
Exam 9: Registers and Counters in Digital Logic25 Questions
Exam 10: Sequential Circuits and Fault Detection Techniques25 Questions
Exam 11: Ram, Memory, and Storage Technology24 Questions
Exam 12: Transmission, Memory and PLDS17 Questions
Exam 13: Programmable Logic Devices PLDS and Field-Programmable Gate Arrays FPGAS21 Questions
Select questions type
The outputs of SR latch are______________
Free
(Multiple Choice)
4.9/5
(40)
Correct Answer:
D
When a high is applied to the Set line of an SR latch, then______________
Free
(Multiple Choice)
4.9/5
(28)
Correct Answer:
A
Two stable states of latches are______________
Free
(Multiple Choice)
4.9/5
(25)
Correct Answer:
C
The truth table for an S-R flip-flop has how many VALID entries?
(Multiple Choice)
4.8/5
(41)
The circuits of NOR based S-R latch classified as asynchronous sequential circuits, why?
(Multiple Choice)
4.8/5
(37)
When both inputs of a J-K flip-flop cycle, the output will______________
(Multiple Choice)
4.9/5
(41)
A basic S-R flip-flop can be constructed by cross- coupling of which basic logic gates?
(Multiple Choice)
4.9/5
(31)
Showing 1 - 20 of 25
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)