Essay
Structural, data and control hazards typically require a processor pipeline to stall. Listed below are a series of optimization techniques implemented in a compiler or a processor pipeline designed to reduce or eliminate stalls due to these hazards. For each of the following optimization techniques, state which pipeline hazards it addresses and how it addresses it. Some optimization techniques may address more than one hazard, so be sure to include explanations for all addressed hazards.
(a) Branch Prediction
(b) Instruction Scheduling
(c) delay slots
(d) increasing availability of functional units (ALUs, adders etc)
(e) caches
Correct Answer:

Verified
a. It addresses control hazards by guess...View Answer
Unlock this answer now
Get Access to more Verified Answers free of charge
Correct Answer:
Verified
View Answer
Unlock this answer now
Get Access to more Verified Answers free of charge
Q1: A two-part question.<br>-Given four instructions, how many
Q2: For the MIPS datapath shown below,
Q3: Consider the following data path diagram:<br> <img
Q4: A two-part question.<br>-(Part A) Dependence detection<br>This question
Q6: Consider a MIPS machine with a 5-stage
Q7: Branch Prediction. Consider the following sequence of
Q8: Branch Prediction. Consider the following sequence of
Q9: This problem covers your knowledge of
Q10: Imagine an instruction whose function is to
Q11: You are given a 4-stage pipelined