Matching
Match each item with a statement below.
Premises:
a CPU design that permits the processor to operate on one instruction at the same time it is fetching one or more subsequent instructions
Responses:
internal clock speed
control bus
RISC
core
instruction set
CISC
data bus
external clock speed
pipelining
address bus
Correct Answer:
Premises:
Responses:
a CPU design that permits the processor to operate on one instruction at the same time it is fetching one or more subsequent instructions
pipelining
Premises:
a CPU design that permits the processor to operate on one instruction at the same time it is fetching one or more subsequent instructions
Responses:
pipelining
Related Questions
Q2: You have found an old dusty computer
Q3: What is the purpose of a register
Q4: Which of the following is best described
Q5: Which CPU, developed originally by DEC, had
Q6: You have heard that the Linux distribution
Q7: A CPU that has two or more
Q8: Which CPU vendor developed a processor called
Q10: CPUs that run faster generally require more
Q10: Describe the SPARC architecture.
Q23: What is a name given to the