Solved

In a NAND Based S'-R' Latch, If S'=1 & R'=1

Question 19

Multiple Choice

In a NAND based S'-R' latch, if S'=1 & R'=1 then the state of the latch is

A) no change
B) set
C) reset
D) forbidden

Related Questions

Q14: A TTL gate may operate inadvertently as

Q15: When is a flip-flop said to be

Q16: The difference between a flip-flop & latch

Q17: Which statement below best describes a Karnaugh

Q18: What is one disadvantage of an S-R

Q20: The Boolean expression Y = (AB)' is

Q21: What is an ambiguous condition in a

Q22: Standard TTL circuits operate with a volt

Q23: On a positive edge-triggered S-R flip-flop, the

Q24: Which of the following is correct for