Multiple Choice
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when
A) the clock pulse is low
B) the clock pulse is high
C) the clock pulse transitions from low to high
D) the clock pulse transitions from high to low
Correct Answer:
Verified
Correct Answer:
Verified
Related Questions
Q15: When is a flip-flop said to be
Q16: The difference between a flip-flop & latch
Q17: Which statement below best describes a Karnaugh
Q18: What is one disadvantage of an S-R
Q19: In a NAND based S'-R' latch, if
Q20: The Boolean expression Y = (AB)' is
Q21: What is an ambiguous condition in a
Q22: Standard TTL circuits operate with a volt
Q24: Which of the following is correct for
Q25: The truth table for an S-R flip-flop