Multiple Choice
When an open occurs on the input of a CMOS gate, the output will _________ .
A) be treated as if the open input were a HIGH
B) go LOW, because there is no current in an open circuit
C) go HIGH, since full voltage appears across an open
D) be unpredictable; it may go HIGH or LOW
Correct Answer:
Verified
Correct Answer:
Verified
Q42: The timing diagram below is correct for
Q43: Which type of gate can be used
Q44: A LOW input to an inverter produces
Q45: The_in a VHDL program defines the logic
Q46: The timing diagram below is correct for
Q48: The truth table below describes a(n) _ .<br><img
Q49: Which of the following is not a
Q50: The output of an AND gate is
Q51: The symbol below represents a(n) _ .<br><img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9838/.jpg"
Q52: What programmable arrays are in PLD's?<br>A) NOR