Exam 9: Main Memory
Exam 1: Introduction57 Questions
Exam 2: Operating-System Structures42 Questions
Exam 3: Processes55 Questions
Exam 4: Threads Concurrency59 Questions
Exam 5: Cpu Scheduling57 Questions
Exam 6: Synchronization Tools61 Questions
Exam 7: Synchronization Examples57 Questions
Exam 8: Deadlocks40 Questions
Exam 9: Main Memory58 Questions
Exam 10: Virtual Memory54 Questions
Exam 11: Mass-Storage Structure46 Questions
Exam 12: Io Systems30 Questions
Exam 13: File-System Interface50 Questions
Exam 14: File-System Implementation36 Questions
Exam 15: File-System Internals25 Questions
Exam 16: Security32 Questions
Exam 17: Protection32 Questions
Select questions type
Describe the partitions in a logical-address space of a process in the IA-32 architecture.
(Essay)
4.8/5
(30)
Replacement question: With segmentation in IA-32 architecture, a logical address consists of _____.
(Multiple Choice)
4.9/5
(38)
If the starting address location changes, in which of the following cases, the program has to be recompiled?
(Multiple Choice)
4.9/5
(38)
Describe how a transaction look-aside buffer (TLB) assists in the translation of a logical address to a physical address.
(Essay)
4.8/5
(40)
Given the logical address 0xAEF9 (in hexadecimal) with a page size of 256 bytes, what is the page number?
(Multiple Choice)
4.9/5
(34)
Explain why mobile operating systems generally do not support paging.
(Essay)
4.8/5
(44)
How are illegal page addresses recognized and trapped by the operating system?
(Essay)
4.8/5
(34)
Which of the following is true about dynamic storage allocation?
(Multiple Choice)
4.7/5
(43)
Hashed page tables are commonly used when handling addresses larger than 32 bits.
(True/False)
4.7/5
(29)
There is a 1:1 correspondence between the number of entries in the TLB and the number of entries in the page table.
(True/False)
4.8/5
(34)
Consider a logical address with 18 bits used to represent an entry in a conventional page table. How many entries are in the conventional page table?
(Multiple Choice)
4.8/5
(32)
Hashed page tables are particularly useful for processes with sparse address spaces.
(True/False)
4.9/5
(26)
Assume the value of the base and limit registers are 1200 and 350 respectively. Which of the following addresses is legal?
(Multiple Choice)
4.7/5
(33)
A(n) ______ matches the process with each entry in the TLB.
(Multiple Choice)
4.9/5
(35)
Replacement questions: Briefly describe the memory management scheme of IA-32. How does it differ from the paging memory management scheme in terms of the user's view of memory?
(Essay)
4.8/5
(37)
Showing 21 - 40 of 58
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)