Multiple Choice
When both inputs of SR latches are high, the latch goes______________
A) unstable
B) stable
C) metastable
D) bistable
Correct Answer:
Verified
Correct Answer:
Verified
Related Questions
Q14: The following timing diagram shows_flip flop.<br>A)t flip-flop<br>B)d
Q15: A user has designed JK flip flop
Q16: A register that is used to store
Q17: Why do we need to define clock
Q18: A decimal counter has_states.<br>A)5<br>B)10<br>C)15<br>D)20
Q20: Which of the following sequential circuit doesn't
Q21: How many types of the counter are
Q22: How many types of registers are?<br>A)2<br>B)3<br>C)4<br>D)5
Q23: The parallel outputs of a counter circuit
Q24: The process used for implementation of sequential