Multiple Choice
The following timing diagram shows____________flip flop.
A) t flip-flop
B) d flip-flop
C) sr flip-flop
D) jk flip-flop
Correct Answer:
Verified
Correct Answer:
Verified
Related Questions
Q9: A sequential logic can't be executed by
Q10: The main difference between a register and
Q11: A shift register is defined as_ <br>A)the register
Q12: Ripple counters are also called_ <br>A)ssi counters<br>B)asynchronous counters<br>C)synchronous
Q13: In digital logic, a counter is a
Q15: A user has designed JK flip flop
Q16: A register that is used to store
Q17: Why do we need to define clock
Q18: A decimal counter has_states.<br>A)5<br>B)10<br>C)15<br>D)20
Q19: When both inputs of SR latches are