Multiple Choice
The HIGH logic level for a standard TTL output must be at least _________V.
A) 2.4
B) 0.8
C) 5
D) 2
Correct Answer:

Verified
Correct Answer:
Verified
Related Questions
Q22: What are the major differences between the
Q23: <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9838/.jpg" alt=" -Refer
Q24: The average power dissipation for TTL can
Q25: Why is the fanout of CMOS gates
Q26: The fanout of CMOS gates is frequency
Q28: What should be done to unused inputs
Q29: What type of circuit is represented below?
Q30: Which of the following accurately describes ECL?<br>A)
Q31: What is unique about 74SXX- series TTL
Q32: PMOS and NMOS _.<br>A) represent MOSFET devices