Multiple Choice
Why is the fanout of CMOS gates frequency dependent?
A) The higher the number of gates attached to the output, the more frequently they will have to be serviced, thus reducing the frequency at which each will be serviced with an input signal.
B) Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate.
C) When the frequency reaches the critical value, the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one- half of normal; this defines the upper operating frequency.
D) The input gates of the FETs are predominantly capacitive, and as the signal frequency increases the capacitive loading also increases, thereby limiting the number of loads that may be attached to the output of the driving gate.
Correct Answer:

Verified
Correct Answer:
Verified
Q20: Which of the following statements apply to
Q21: Which of the following logic families has
Q22: What are the major differences between the
Q23: <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9838/.jpg" alt=" -Refer
Q24: The average power dissipation for TTL can
Q26: The fanout of CMOS gates is frequency
Q27: The HIGH logic level for a standard
Q28: What should be done to unused inputs
Q29: What type of circuit is represented below?
Q30: Which of the following accurately describes ECL?<br>A)