Multiple Choice
What should be done to unused inputs on TTL gates?
A) All unused inputs should be connected to an unused output; this will insure compatible loading on both the unused inputs and unused outputs.
B) All unused gates should be connected together and tied to Vcc through a 1k- ohm resistor.
C) They should be left disconnected so as not to produce a load on any of the other circuits and to minimize power loading on the voltage source.
D) Unused AND and NAND inputs should be tied to Vcc through a 1k- ohm resistor; unused OR and NOR inputs should be grounded.
Correct Answer:

Verified
Correct Answer:
Verified
Q23: <img src="https://d2lvgg3v3hfg70.cloudfront.net/TB9838/.jpg" alt=" -Refer
Q24: The average power dissipation for TTL can
Q25: Why is the fanout of CMOS gates
Q26: The fanout of CMOS gates is frequency
Q27: The HIGH logic level for a standard
Q29: What type of circuit is represented below?
Q30: Which of the following accurately describes ECL?<br>A)
Q31: What is unique about 74SXX- series TTL
Q32: PMOS and NMOS _.<br>A) represent MOSFET devices
Q33: The noise margin for TTL is 0.8V.