Exam 1: Digital Circuit Design and RTL Implementation
Exam 1: Digital Circuit Design and RTL Implementation25 Questions
Exam 2: Understanding Diode-Transistor Logic DTL and Other Logic Families25 Questions
Exam 3: CMOS, ECL, SCFL, Lvpecl, and TTL Logic Circuits25 Questions
Exam 4: TTL Circuits, Karnaugh Maps, and Flip-Flops25 Questions
Exam 5: Sequential Circuits and Logic Gat25 Questions
Exam 6: Flip-Flops and Mosfets in IC Components25 Questions
Exam 7: Flip-Flops, Adders, and Subtractors24 Questions
Exam 8: Registers, Shift Registers, and Adders25 Questions
Exam 9: Exploring Concepts and Applications of Memory and Counters in Digital Electronics25 Questions
Exam 10: Counters and Shift Registers25 Questions
Exam 11: Proms and Memory Addressing25 Questions
Exam 12: Binary Arithmetic and Multiplexers/Demultiplexers24 Questions
Exam 13: Flip-Flops, Shift Operators, and Finite State Machines Fsm in VHDL25 Questions
Exam 14: Shift Registers, Packages, and Combinational Circuits in VHDL15 Questions
Select questions type
RTL mainly focuses on describing the flow of signals between
Free
(Multiple Choice)
4.8/5
(42)
Correct Answer:
B
TTL circuits with "totem-pole" output stage minimize
Free
(Multiple Choice)
4.9/5
(25)
Correct Answer:
A
All input of NOR as low produces result as
Free
(Multiple Choice)
4.7/5
(31)
Correct Answer:
C
Simulator enters in which phase after the initialization phase?
(Multiple Choice)
4.8/5
(35)
RTL is used in HDL to create what level of representations in the circuit?
(Multiple Choice)
4.8/5
(36)
The limitations of the one transistor RTL NOR gate are overcome by
(Multiple Choice)
4.7/5
(36)
Hold time is the time needed for the data to after the edge of the clock is triggered.
(Multiple Choice)
4.8/5
(34)
The minimum number of transistors can be used by 2 input AND gate is
(Multiple Choice)
4.8/5
(35)
Which flip-flop is usually used in the implementation of the registers?
(Multiple Choice)
4.8/5
(40)
Showing 1 - 20 of 25
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)