Exam 12: Binary Arithmetic and Multiplexers/Demultiplexers
Exam 1: Digital Circuit Design and RTL Implementation25 Questions
Exam 2: Understanding Diode-Transistor Logic DTL and Other Logic Families25 Questions
Exam 3: CMOS, ECL, SCFL, Lvpecl, and TTL Logic Circuits25 Questions
Exam 4: TTL Circuits, Karnaugh Maps, and Flip-Flops25 Questions
Exam 5: Sequential Circuits and Logic Gat25 Questions
Exam 6: Flip-Flops and Mosfets in IC Components25 Questions
Exam 7: Flip-Flops, Adders, and Subtractors24 Questions
Exam 8: Registers, Shift Registers, and Adders25 Questions
Exam 9: Exploring Concepts and Applications of Memory and Counters in Digital Electronics25 Questions
Exam 10: Counters and Shift Registers25 Questions
Exam 11: Proms and Memory Addressing25 Questions
Exam 12: Binary Arithmetic and Multiplexers/Demultiplexers24 Questions
Exam 13: Flip-Flops, Shift Operators, and Finite State Machines Fsm in VHDL25 Questions
Exam 14: Shift Registers, Packages, and Combinational Circuits in VHDL15 Questions
Select questions type
In 1-to-4 demultiplexer, how many select lines are required?
(Multiple Choice)
4.7/5
(43)
In 1-to-4 multiplexer, if C1 = 1 & C2 = 1, then the output will be
(Multiple Choice)
4.7/5
(36)
Showing 21 - 24 of 24
Filters
- Essay(0)
- Multiple Choice(0)
- Short Answer(0)
- True False(0)
- Matching(0)