Exam 5: Flip-Flops and Related Devices

arrow
  • Select Tags
search iconSearch Question
  • Select Tags

Generally, a flip- flop's hold- time is short enough to allow its output to be determined by the logic levels present at its synchronous control inputs just prior to the active clock transition.

Free
(True/False)
4.8/5
(40)
Correct Answer:
Verified

True

Which of the following circuit parameters would be most likely to limit the maximum operating frequency of an IC flip- flop?

Free
(Multiple Choice)
4.9/5
(36)
Correct Answer:
Verified

B

The difference between a D- latch and an edge- triggered D- type flip- flop is that the latch:

Free
(Multiple Choice)
4.9/5
(38)
Correct Answer:
Verified

A

Which statement best describes the action of a NAND gate latch?

(Multiple Choice)
4.8/5
(34)

Which of the following flip- flop timing parameters indicates the time it takes a Q output to respond to an input?

(Multiple Choice)
4.8/5
(37)

A small triangle at the CLK input on a standard flip- flop symbol indicates that any change in the output is triggered by a clock transition.

(True/False)
4.7/5
(35)

A "D" flip- flop with a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?

(Multiple Choice)
4.9/5
(43)

_____flip- flop inputs override all other inputs.

(Short Answer)
4.7/5
(36)

Which of the following statements regarding the small triangles in the IEEE/ANSI symbols for flip- flops is TRUE?

(Multiple Choice)
4.8/5
(39)

A one- shot has a stable output state that is essentially interrupted by the trigger input. Once interrupted, the output goes to the opposite state for a specific amount of time.

(True/False)
4.7/5
(40)

Forcing the SET input LOW on a NAND gate latch generates outputs of:

(Multiple Choice)
4.8/5
(39)

A primary difference between a D flip- flop and the J- K and S- C flip- flops is the fact that:

(Multiple Choice)
4.8/5
(43)

Which of the following logic devices is specifically designed to produce clean, fast- changing output signals?

(Multiple Choice)
4.8/5
(41)

What is the output frequency of a three- stage binary counter with an input clock frequency of 80 kHz?

(Multiple Choice)
4.9/5
(37)

74xxx standard logic chips are found in the megafunction library of the Quartus II development software.

(True/False)
4.7/5
(44)

Which of the following best describes the normal logical operation of a NOR gate latch?

(Multiple Choice)
4.9/5
(37)

The new IEEE/ANSI symbols for latches and flip- flop use the letter "C" to denote:

(Multiple Choice)
4.8/5
(43)

A_____accepts slow- changing input signals and generates clean, fast- transition output signals.

(Short Answer)
4.8/5
(32)

The Q output of a flip- flop is normally HIGH when the device is in the "CLEAR" or "RESET" state.

(True/False)
4.8/5
(31)

Which of the following best describes the characteristics of a MOD- 16 counter?

(Multiple Choice)
4.7/5
(40)
Showing 1 - 20 of 80
close modal

Filters

  • Essay(0)
  • Multiple Choice(0)
  • Short Answer(0)
  • True False(0)
  • Matching(0)